EPEL

Remote Electrical-Level Attacks on Cloud FPGAs



Ognjen Glamočanin, Dina G. Mahmoud, and Mirjana Stojilović PARSA

- $L \frac{\mathrm{d}i(t)}{\mathrm{d}t}$ Cloud providers deploy FPGAs in their servers Ri(t)**FPGA** Privileged Shell Amazon (EC2 F1) Baidu Cloud Victim 1 Victim 2 Microsoft (Catapult)
 Alibaba Cloud Design with narrow Secret data processing timing closure (encryption) Multi-tenant FPGA threat model i(t)Logical separation decoupling -Logical separation capacitors Several users share the same FPGA TDC-based sensor Tenants logically and physically separated LUT 🔶 - LUT Latch Latch Voltage Connected through the power delivery network Regulator AES round RO-based sensor FPGA tenants vulnerable to remote attacks Counter HAES round Power side-channel attacks

 - Fault-injection attacks

Delay-Line Based Voltage Drop Sensors

 $V_{\rm in}$

- Voltage fluctuates in function of the data-dependent operations
- Delay of CMOS logic gates is influenced by the voltage
- Internal voltage can be measured on FPGA:
 - A delay line formed from FPGA primitives driven by a clock signal
 - Propagation depth of the clock depends on the delay



Remote Power Side-Channel Leakage Evaluation

- Sensors used to evaluate side-channel leakage of deployed devices
- AES encryption leaks information during execution
- This leakage is detectable using the *t*-test, and the *t* value:

Fault Injection Attacker

- Remote fault injection relies on timing faults injection by violating timing constraints $T_{\text{CLK}} \ge T_{\text{clk2q}} + T_{\text{crit}} + T_{\text{setup}} - T_{\text{skew}}$
- High oscillation frequency $P_{\rm dyn} \propto V^2 fC$ ^IOUT ΕN

Attacker 2

Undervolting increases the delays in the circuit • High power consumption \rightarrow undervolting

Attacker 1

- Using FPGA logic, high-power consuming circuits can be built
- For more control, we need to

Limit the duration to avoid denial-of-service

- Divide the attacker into two (or more) blocks independently controlled
- Carefully choose the period and the duty cycle of the enable signals

HPS V MODE START RO CONTROL BLOCK SENSOR RO EN_2 BLOCK ATTACKER



Fault Injection Victim



Remote Power Side-Channel Attacks

- Sensors extract secret information in multi-tenant FPGAs
- When the victim does AES encryption, the attacker can extract the key
- Successful remote CPA attack demonstrated on AWS FPGA instances



- Satisfiability don't-cares: Internal design states which are never reached
 - e.g., n_1 and n_3 cannot both be logic '1' at the same time.
- Use SDC signal as Trojan activation signals
 - Stealthy Trojan only activated in faulting conditions
- Hide Trojan into AES circuit to leak AES key
 - Activation signals in Sbox of the AES



Fault Injection Results

- Tested on an unprotected AES core
 - Random plaintexts as inputs
- Tested on an Intel DE1-SoC board.
- Validated on Intel FPGAs in Alibaba Cloud
- Leakage of AES key is observable when attackers are activated
 - Leakage occurs after faults start appearing

Remote Power Side-Channel Instruction Identification Attacks

- Sensors identify instructions executing on a victim RISC-V core
- Successful instruction identification with the average accuracy of 95%
- Using multiple sensors significantly increases the accuracy



Fault injection can be used to bias true random number generators



Decimal value of a pair of output bytes

https://parsa.epfl.ch/adhes/ https://parsa.epfl.ch/secure_fpgas/