


Shashwat Shrivastava, Stefan Nikolić, Chirag Ravishankar<sup>‡</sup>, Dinesh Gaitonde<sup>‡</sup>, and Mirjana Stojilović

EPFL


<sup>‡</sup>AMD

## Routing vs Placement Runtime




Routing is the major compilation bottleneck

## Proposed Approach: Multi-Stage Router




## Reason for Low Legalization Rate



Legalization rate drops to zero if  $\geq 8$  bypass pins are used

## Impact of Commercial IIB


Routing through a commercial IIB closely resembling an AMD UltraScale FPGA (IIB-6-2L, two layers of 6:1 mux) vs a fully connected IIB (Full IIB)



Routing through commercial IIB is 6x slower

## Multi-Stage Router vs Single-Stage Router


Geomean runtime improvement 1.5x



Step 3 consumes significant fraction of runtime

## What is Increasing Step 3 Runtime?

Only 66% of IIBs legalize in Step 2, on average




Low legalization rate increases runtime of step 3


## Multi-Stage Router with Enhancements

Techniques to increase legalization rate:

- Route a net driving a FF through a free LUT  $\rightarrow$  LUT-1
- Increase IIB mux size from 6:1 to 8:1  $\rightarrow$  IIB-8-2L



Geomean runtime improvement 5x



Recovered the runtime improvement from 1.5x to 5x

Our Multi-Stage Router coupled with architectural enhancements reduces runtime by 5x